Image from Google Jackets

Verilog HDL design examples / Joseph Cavanagh.

By: Publication details: Boca Raton: CRC Press, 2018.Description: xv, 655 pages 26 cmISBN:
  • 9780367778811 (Pbk : acidfree paper)
Subject(s): DDC classification:
  • 621.381 C314V 23
LOC classification:
  • TK7868.D5 C3948 2018
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Status Notes Date due Barcode
Books Books Central Library, IISER Bhopal Reference Section Reference 621.381 C314V (Browse shelf(Opens below)) Not For Loan Title recommended by Dr Ankur Raina 11944
Books Books Central Library, IISER Bhopal General Section 621.381 C314V (Browse shelf(Opens below)) Available 11945
Browsing Central Library, IISER Bhopal shelves, Shelving location: Reference Section, Collection: Reference Close shelf browser (Hides shelf browser)
621.38 R147F3 Fields and waves in communication electronics 621.38 T19P4 Taub's Principles of Communication Systems 621.381 B462M2 Masers and lasers : 621.381 C314V Verilog HDL design examples / 621.381 C392E10 Electronics: 621.381 C392E10 Electronics: 621.381 C392E10 Electronics:

Includes index.

There are no comments on this title.

to post a comment.


Contact for Queries: skpathak@iiserb.ac.in